I. INTRODUCTION
As devices are aggressively scaled to smaller feature sizes to increase integration densities, the thickness of gate dielectrics must be decreased to meet the required goals for ultralarge scale integrated-circuit ͑ULSI͒ device performance. Once the thickness of the gate oxide dielectric is reduced below about 3 nm into the regime of direct tunneling, gate leakage current becomes an important consideration in device performance and reliability. It is in this regime of direct tunneling that the gate leakage becomes comparable to the source-to-drain junction leakage of metal-oxidesemiconductor field-effect transistor ͑MOSFET͒ devices.
Monolayer-level nitrogen incorporation at the Si-SiO 2 interface in MOSFETs has been demonstrated to ͑i͒ improve performance; e.g., current drive; [1] [2] [3] [4] ͑ii͒ increase immunity to hot-carrier stress degradation; 5, 6 ͑iii͒ suppress stress-induced leakage currents ͑SILC͒;
7 ͑iv͒ reduce electron traps; 8 and ͑v͒ improve charge to breakdown and time to breakdown. 8 Therefore, controlled incorporation of nitrogen into ultrathin gate dielectrics emerges as an important factor in future generations of advanced MOSFET devices. Momose et al. 9 quantified both device performance and reliability as a function of the interfacial nitrogen concentration. According to their study, the optimum nitrogen concentration at the Sidielectric interface is in a range from about 0.2 to 1.0 at. %. However, for p-channel metal-oxide-semiconductor ͑PMOS͒ devices with ''heavily'' boron-implanted (ϳ5ϫ10 15 -1ϫ10 16 cm Ϫ2 ͒ poly-Si gate electrodes, this ''light'' nitridation is not sufficient to prevent boron diffusion through the oxide to the nitrided interface. Consistent with these observations, and in accord with a model developed by Fair, 10,11 a nitrogen concentration of less than about 10 at. % has a negligible effect on inhibiting boron diffusion.
Although ''heavy'' interfacial nitridation effectively suppresses boron diffusion into the channel region of the substrate, device performance and reliability suffer severe degradation if boron atoms pile up at the Si-SiO 2 interface. 9 In addition, when boron transport is stopped at a ''heavily'' nitrided Si-SiO 2 interface, boron atoms also accumulate in the bulk oxide film after the high-temperature activation/ drive-in annealing and degrade device reliability. 12 Therefore, it would be better to suppress boron atom transport at the top surface of the oxide for PMOS devices with p ϩ poly-Si gate electrodes. The results discussed above suggest that a ''N -O -N'' structure, with a ''lightly'' nitrided Si-SiO 2 interface (ϳ1 at. %͒ and a more ''heavily'' nitrided top surface of the gate oxide (Ͼ10 at. %͒, is an ideal gate dielectric structure for the many advanced devices, which include oxides Ͻ3 nm thick.
In this article, we demonstrate independently controlled monolayer-level incorporation of nitrogen ͑i͒ at the Si-SiO 2 interface and ͑ii͒ on the top surface of the oxide in a ''N -O -N'' structure by low-temperature ͑300°C͒ remote plasma-assisted processing. We then show that the nitrogen concentrations and profiles achieved by this combination of a͒ Electronic mail: gerry_lucovsky@ncsu.edu processing steps are sufficient to reduce tunnel leakage currents and prevent boron diffusion out of p ϩ poly-Si gate electrodes. This makes low-temperature remote plasma processing an attractive alternative for fabricating advanced complementary metal-oxide-semiconductor ͑CMOS͒ devices.
II. EXPERIMENTAL PROCEDURES
The processing steps for fabricating ''N -O -N'' structures were performed in a multichamber system, which is shown in Fig. 1 . This system contains: ͑i͒ a load-lock chamber; ͑ii͒ a remote plasma processing chamber for oxidation, nitridation, and bulk film deposition; ͑iii͒ a rapid thermal annealing ͑RTA͒ chamber; ͑iv͒ a buffer chamber to isolate the surface analysis chamber from the remote plasma processing chamber; and ͑v͒ a surface analysis chamber with Auger electron spectroscopy ͑AES͒. The process for incorporation of nitrogen at the Si-SiO 2 interface combines two 300°C steps: ͑i͒ plasma-assisted oxidation of a hydrogenterminated Si surface using remotely excited O 2 /He, followed by ͑ii͒ plasma-assisted nitridation using remotely excited N 2 /He. The plasma oxidation creates a device-quality Si-SiO 2 interface and approximately 0.5-0.6 nm of SiO 2 , and the plasma nitridation step controls the concentration of nitrogen atoms incorporated at the Si-SiO 2 interface by varying the N 2 /He plasma exposure time. For the oxidation process, the flow rates through the plasma tube ͑upstream delivery͒ were 20 sccm of O 2 and 200 sccm of He. For the nitridation process, the upstream flow rates through the plasma tube were 60 sccm N 2 and 160 sccm He. For each of these steps, the process pressure was 0.3 Torr, and the rf power at 13.56 MHz was 30 W.
Device structures were completed by depositing SiO 2 films at 300°C onto the nitrided interface layer. Previous studies indicated that the ϳ0.6 nm interface layer was sufficient to prevent ''subcutaneous'' oxidation of the SiO 2 interface during the plasma deposition step, 13 thereby providing separate and independent control of interface formation and bulk film deposition. The bulk SiO 2 deposition was performed by a remote plasma-enhanced chemical-vapor deposition ͑RPECVD͒ process using 2% SiH 4 in He and O 2 /He as the respective atomic source gases for Si and O. The O 2 /He mixture was injected upstream and rf plasma excited as in the oxidation step; however, the SiH 4 gas was injected downstream through a gas dispersal ring located outside of the plasma excitation region.
14 The gas flow ratios for O 2 , He, and 2% SiH 4 in He were 20, 200, and 10 sccm, respectively. Postoxide film deposition annealing was performed in the on-line RTA chamber at 900°C for 30 s at a pressure of 0.3 Torr in a He ambient. This postoxide deposition anneal has been demonstrated to reduce chemical and structural strain at the Si-SiO 2 interface and in the bulk oxide film. 15, 16 Controlled incorporation of nitrogen at the top surface of an oxide film, deposited by RPECVD, was achieved by a second N 2 /He plasma nitridation process. The nitridation was done using remotely activated upstream injection of a N 2 /He mixture through the plasma tube. The process temperature was 300°C and the rf input power at 13.56 MHz was 30 W. The process pressure was reduced to 0.1 Torr, which allowed the plasma to penetrate the processing chamber, converting the remote reactor into an afterglow reactor. The gas flows were 60 sccm N 2 and 160 sccm He. The concentration of nitrogen on the top surface of the oxide was controlled by the time of the plasma exposure. The differences between the interface and top surface plasma nitridation processes are in the respective process pressures, which control the balance between neutral and charged nitrogen species injected into the process chamber. The active species for the interface nitridation are nitrogen atoms, whereas the active species for the top surface nitridation process in which the plasma afterglow penetrates into the deposition chamber are nitrogen ions.
For the materials characterization studies, the substrates used in these were 50-mm-diam phosphorus-doped n-type Si͑100͒ with a resistivity of 0.02-0.045 ⍀ cm. The nominal electron concentration at room temperature was ϳ5ϫ10 17 cm
Ϫ3
. After a standard wet chemical two-step RCA clean and a rinse in dilute HF ͑1 wt %͒, a 10-nm-thick sacrificial oxide was grown at 900°C in dry O 2 by a conventional thermal oxidation process. Immediately before loading the sample into the multichamber processing system, the sacrificial oxide was removed by etching in a dilute HF ͑1 wt %͒ solution, rinsing in a flowing deionized ͑DI͒ water for 20 s, and then blow drying in flowing N 2 .
AES was performed using a 3 keV electron beam in an on-line analysis chamber to quantify the initial stages of the oxidation and nitridation of the Si surface. To determine whether the nitridation process resulted in spatial localization of nitrogen atoms at the Si-SiO 2 interface, angle-resolved FIG. 1. Top view of UHV multichamber system with ͑i͒ load lock, ͑ii͒ remote plasma processing, ͑iii͒ rapid thermal annealing, ͑iv͒ surface analysis, and ͑v͒ buffer chambers.
x-ray photoelectron spectroscopy ͑ARXPS͒ analyses, at 15°, 45°, and 75°takeoff angles with respect to the surface, were carried out at the University of Texas at Austin. Secondaryion-mass spectroscopy ͑SIMS͒ analyses were done at EVANS EAST, NJ, using positive CsN ϩ -ion detection for depth profiling of the interfacial nitrogen concentration, and for determining the effective areal density of nitrogen atoms. Nuclear reaction analyses ͑NRA͒ were carried out at the IBM T.J. Watson Research Center, NY, for calibration/ conformation of the nitrogen concentration. 17 Core-level XPS analyses were done using Beamline U4A at the National Synchrotron Light Source/Brookhaven National Laboratory, NY, at a photon energy of 150 eV to study the interfacial chemical bonding arrangements.
MOS capacitors with field oxide isolation were made on Si͑100͒ wafers using conventional photolithography processes. For electrical characterization, the substrates were the same 50-mm-diam phosphorus-doped n-type Si͑100͒ with a resistivity of 0.02-0.045 ⍀ cm and an effective electron concentration of ϳ5ϫ10 17 cm Ϫ3 . For the current densityvoltage (J -V) studies, the use of heavily doped Si wafers reduces spreading resistance, thereby minimizing any parasitic series resistance and the accompanying voltage drops in the bulk Si. Phosphorous-doped n-type Si͑100͒ wafers with a resistivity of 5.0-10.0 ⍀ cm ͑effective electron concentration, ϳ5ϫ10 15 cm Ϫ2 ͒ were used in the studies for determining the effectiveness of top surface nitridation in blocking boron transport out of heavily ion-implanted p ϩ poly-Si gate electrodes. Capacitance-voltage (C -V) measurements were used to determine an equivalent oxide thickness, and to estimate the densities of interfacial defects, both interface traps (D it ), and fixed positive charge. A frequency of 1 MHz was used for the high-frequency voltage sweeps.
III. RESULTS AND DISCUSSION
This article focuses on the role of nitrogen incorporation into ultrathin gate oxides, 5-2 nm thick. The approaches used to incorporate nitrogen into the oxide were remote plasma processing and rapid thermal annealing. The location of the incorporated nitrogen is either ͑A͒ at the Si-SiO 2 interface, ''N -O'' structure; ͑B͒ on the top surface of the oxide, ''O -N'' structure; or ͑C͒ both at the Si-SiO 2 interface and on the top surface of oxide, ''N -O -N'' structure ͑see Table I͒ .
A. Incorporation of nitrogen at the Si-SiO 2 interface:
The ''N -O'' structure Processing for the ''N -O'' structure used steps 1-4 of the process sequence in Fig. 2 . Interfacial oxidation/ nitridation of a H-atom-terminated Si͑100͒ surface has been shown to produce a device-quality interface first using the O 2 /He remote plasma oxidation process and then incorporating nitrogen at the Si-SiO 2 interface via the N 2 /He remote plasma nitridation at 0.3 Torr. 18 This O 2 /He plasma process ͑the first step of the process sequence in Fig. 2͒ provides three functions; it ͑i͒ removes carbon contamination from the Si surface, ͑ii͒ creates a device-quality Si-SiO 2 interface, and ͑iii͒ grows ϳ0.5-0.6 nm of SiO 2 .
19 Figure 3 , trace ͑i͒, shows the differential AES spectrum from the Si substrate after the RCA cleaning step. A comparison of the relative intensities of the Si substrate Si LVV AES feature at ϳ91 eV and the SiO 2 Si LVV AES feature ϳ76 eV AES demonstrates that the RCA clean produces a ϳ0.7-nm-thick chemical oxide. There is also evidence for carbon contamination as indicated by the C KLL AES peak at ϳ272 eV. The chemical wide was etched away using a 1 wt % HF:H 2 O solution, but this did not completely remove the carbon contamination as shown in Fig. 3 , trace ͑ii͒. Additionally, as shown in Fig. 3 , trace ͑iii͒, the carbon contamination did not disappear following in situ heating to 300°C. However, as shown in Fig.  3 , trace ͑iv͒, the O 2 /He plasma treatment was effective in reducing the carbon contamination level. Note that if the carbon were at the Si-SiO 2 interface, it would be observable by AES since the oxide thickness after the plasma treatment was ϳ0.4-0.5 nm, which is less than the electron escape 
Process step in Fig. 1 ͑i͒ depth of the electrons (ϳ1 nm͒ associated with the C LVV Auger feature. Therefore, it is concluded that the O 2 /He plasma reduces carbon contamination at the Si surface, and the Si-SiO 2 interface, during the formation of a superficially thin SiO 2 layer on the Si substrate. These observations and conclusions confirm a previously published result by Yasuada et al.
19
The N 2 /He plasma-assisted nitridation ͑the second step in Fig. 2͒ of the superficial oxide was also studied using on-line AES. Figure 4 shows differential AES spectra for ͑i͒ 15 s O 2 /He plasma oxidation of the Si surface followed by ͑ii͒-͑v͒ N 2 /He plasma nitridation treatments ranging from 30 to 120 s, in 30 m s increments. The notation, ''O 2 ϩN 2 ͑60 s͒,'' means that the 15 s O 2 /He plasma oxidation of the Si surface was followed by a 60 s N 2 /He plasma nitridation. The incorporation of nitrogen atoms is reflected in the evolution of the N KLL AES peak at ϳ379 eV. The intensity of the N KLL feature increased monotonically as the exposure time to the N 2 /He plasma was increased, demonstrating that longer exposure times resulted in increasing nitrogen atom incorporation, either at the Si-SiO 2 interface or in the bulk of ϳ0.6-nm-thick oxide layer.
The issue is the ''exact'' location of the nitrogen: at the Si-SiO 2 interface or in the bulk of the superficial oxide layer. The following experiments using ARXPS established that the nitrogen incorporation was essentially at the Si-SiO 2 interface; i.e., at the metallurgical boundary between the Si substrate and the SiO 2 layer, and not uniformly distributed in the SiO 2 film, or at its top surface. Figure 5 shows the ARXPS spectra of the N 1s feature from the O 2 /He plasma oxidation of the Si surface followed by the 90 s N 2 /He plasma nitridation and RTA ͑900°C͒ sample for takeoff angles of ͑i͒ 75°, ͑ii͒ 45°, and ͑iii͒ 15°. The ''takeoff'' angle is the angle between the wafer plane and the analyzer axis. The total SiO 2 dielectric layer thickness was ϳ1.0 nm. The normalized intensity of the N 1s peak decreased with decreasing the takeoff angle. Since the 15°takeoff angle enhances the surface sensitivity, this establishes that the nitrogen atoms were located not on the top surface of the thin plasma oxide or uniformly in the bulk of the oxide, but rather were closer to, or effectively at the Si-SiO 2 interface. [20] [21] [22] This observation is consistent with comparisons between the optical second-harmonic-generation signals from nitrided and non-nitrided Si-SiO 2 interfaces. 23 SIMS has been used to quantify the nitrogen content at the Si-SiO 2 interface. We prepared four samples at different nitridation times ranging from 30 to 120 s; this was the second step of the process sequence used. The first, third, and fourth steps of this process sequence were the same for all four samples: ͑i͒ a 15 s O 2 /He plasma oxidation, ͑ii͒ bulk oxide deposition (ϳ7.0 nm-thick͒, followed by ͑iii͒ a 900°C postoxide deposition anneal. Figure 6 presents SIMS depth profiles, obtained by standard ion etching procedures, in which the detected species were CsN ϩ ions. The peak intensity of nitrogen at the Si-SiO 2 interface increased with increasing exposure time to the N 2 /He plasma, as did the integrated response. The depth profile reflects the depth of the nitrogen incorporation, as well as the effects of the ionmilling process which broadens the distribution. In particular, the sharp rise marks the spatial localization of nitrogen atoms at, or in the immediate vicinity of the Si-SiO 2 interface. To quantify the SIMS data, the features in Fig. 6 were integrated to obtain a normalized areal density of nitrogen atoms. Consistent with the spatial localization of the nitrogen atoms at the Si-dielectric interface, the relative sensitivity factor employed was for N atoms in a Si-host material.
Based on a standard reference sample prepared at EVANS EAST, NJ, by implantation of known amounts of N atoms into crystalline Si, the areal density of nitrogen atoms incorporated during the 90 s N 2 /He nitridation step was approximately 1 ML of nitrogen, or ϳ7Ϯ1ϫ10 14 nitrogen atoms cm Ϫ2 localized at the Si-SiO 2 interface. NRA studies confirmed that the 90 s N 2 /He plasma nitrogen process incorporated ϳ8.4Ϯ1ϫ10
14 nitrogen atoms cm Ϫ2 or approximately 1 ML. 17 . Figure 7 presents normalized integrated areal densities with respect to the 90 s exposure as a function of nitridation time. The interfacial nitrogen concentration is demonstrated to increase linearly with the nitrogen plasma exposure time.
This interfacial nitridation process has been used in the fabrication of MOS capacitors in a thickness range from 4.5 nm ͓Fowler-Nordheim ͑FN͒ tunneling region͔ down to 2.0 nm ͑direct tunneling region͒ on n-type Si͑100͒ substrates using both aluminum ͑Al͒ and heavily phosphorus-doped n ϩ poly-Si gate electrodes. Figure 8 includes a series of J -V traces for a 4.5-nm-thick gate oxide on n-Si͑100͒ wafers. The current flows from the substrate to the gate electrode in the so-called substrate injection mode. The traces in Fig. 8 demonstrate that interfacial nitrogen at the submonolayer and monolayer levels reduced significantly tunneling current in the FN region. Specifically, the tunneling current at any voltage above the threshold for FN injection decreases with increased nitridation time, and therefore, with increasing fractional interface nitridation. However, this reduction saturates for a nitridation time of 90 s, the time required for a singlemonolayer to converge. This reduction is not due to an oxide thickness change and/or a flatband voltage shift that results from incorporation of nitrogen at the Si-SiO 2 interface. In particular, since there is only 1 ML of interfacial nitrogen, the equivalence of accumulation capacitance in devices with and without interfacial nitridation is consistent with any increases in thickness for the nitrided interfaces being Ͻ0.1 nm. Calculations based on the WKB approximation indicate that differences in physical thickness of 0.1 nm cannot account for the observed reductions in tunneling current for devices with 1 ML of interfacial nitrogen. Figure 9 displays high-frequency and quasistatic C -V measurements for devices ͑i͒ without the interfacial nitridation and ͑ii͒ with the 90 s N 2 /He plasma nitridation step. The two C -V curves are essentially identical. This means that the effective oxide thicknesses and flatband voltages are the same with and without the interfacial nitrogen. Therefore, the tunneling current reductions in the FN region are not due to an oxide thickness variation or a flatband voltage shift. Additionally, these results indicate that the nitrogen incorporation does not generate a measurable difference in fixed oxide charge, which would shift the C -V curve along the voltage axis, e.g., in the negative x direction for fixed positive charge. Based on these measurements, the fixed positive charge difference between these two devices is Ͻ10 11 cm
Ϫ2
. As shown in Fig. 10 , a reduction of direct tunneling current has also been observed for oxide thicknesses of 3.0 and 2.0 nm for substrate injection in MOS capacitors with n ϩ poly-Si gate electrodes. The J -V traces in Fig. 9 include reference devices without interface nitridation, as well as devices with monolayer nitrogen interface nitridation ͑the 90 s plasma treatment͒. It is important to note that this reduction of tunneling in the direct tunneling regime is the same for both samples, suggesting that the nitrogen incorporation is modifying the interfacial tunneling transmission probability.
We shall now discuss the relationship between interface structure and the electrical characteristics of devices with monolayer interface nitridation. Hao et al. 24 demonstrated that a new wet chemical wafer cleaning procedure ͑a modified RCA cleaning, a rinse in dilute HF, followed by immersion in a methanol/HF solution͒ prior to growth of an ultrathin ͑ϳ4.2-nm-thick͒ oxide layer reduced leakage currents ͑see Fig. 1 of Ref. 24͒. This improvement in electrical performance was attributed to a smoother Si surface prior to oxidation.
Hedge et al. 25 investigated interface roughness of 4.0-nmthick oxynitride films by atomic force microscopy ͑AFM͒ and cross-sectional transmission electron spectroscopy ͑XTEM͒. Compared with the control oxide ͑a 4.0-nm-thick thermal oxide grown at 800°C in O 2 followed by a postoxidation anneal in N 2 ), the NO oxynitride, prepared by annealing the control oxide in a dilute nitric oxide ͑NO͒ ambient at 800°C for 45 min, was smoother ͑by AFM͒ and had less interface roughness ͑by XTEM͒.
The experiment of Hao et al. 24 demonstrated that a smooth interface reduced leakage currents; while the experiment of Hegde et al. 25 showed the nitridation promoted an increase in the Si-SiO 2 interface smoothness. Therefore, the combination of these two experiments suggests that the incorporation of the nitrogen smoothes the Si-SiO 2 interfaces, and a physically smoother interface displays a reduced tunneling current. Therefore, an important aspect of reducing tunneling currents by interfacial nitridation in the plasma process described above is here assumed to be an increase in effective interface smoothness.
Experiments have demonstrated that there is a suboxide (SiO x , xϽ2.0) transition layer between the substrate Si and stoichiometric bulk oxide, 26, 27 that can manifest itself as interface roughness. The results of XPS experiments suggest that the incorporation of the nitrogen into this transition layer region modifies the interfacial structure, and in particular, reduces the degree of suboxide bonding.
To investigate the changes in interfacial chemical structure that were related to nitrogen incorporation on Si͑100͒ surfaces, we used core-level XPS with incident photon energy of 150 eV. The interfaces for this study were prepared by: ͑i͒ an O 2 /He plasma oxidation of the Si surface followed by a 30 s 900°C anneal in Ar ambient, and ͑ii͒ an O 2 /He plasma oxidation, followed by a 90 s N 2 /He plasma nitridation and then a 30 s 900°C anneal in Ar. The dielectric thickness for each of these samples was ϳ1.0 nm. The details of the core-level XPS measurements are discussed in Ref. 27 . Figures 11 and 12 show the core-level Si 2p XPS spectra from the above samples. nitrided interface was increased. Figure 13 shows Si 2p XPS spectra from 9-nm-thick Si 3 N 4 . The binding energy difference between the Si 2p 3/2 and the Si-N peak in the Si 3 N 4 layer is about 2.5 eV. This value is very close to the relative binding energy of Si 3ϩ ͑ϳ2.4-2.5 eV͒. The integrated suboxide XPS response for the nitrided interface is larger than that of the non-nitrided interface; however, after subtraction of the Si-N contribution, the actual suboxide fraction is reduced.
From the combination of XPS studies and electrical measurements, it is, therefore, concluded that the incorporation of the nitrogen at the Si-SiO 2 interface leads to reduced interfacial suboxide bonding, and that this modified interface structure leads to reductions in both FN and direct tunneling. A model based on the XPS data that includes quantitative differences between the suboxide transition regions of nitrided and non-nitrided interfaces has been discussed in Ref. 29 . This model tunneling calculation accounts for the reductions in both FN and direct tunneling that have been discussed above.
B. Incorporation of nitrogen on the top surface of an oxide: The ''O -N'' structure
Processing for the ''O -N'' structure employed steps 1, 3, 4, and 5 of the process sequence in Fig. 2 . Figure 14 shows on-line AES data from ͑i͒ bulk oxide deposition followed by the 900°C anneal ͑oxide thickness, t ox ϳ4.0 nm͒ and ͑ii͒-͑vii͒ the top surface N 2 /He plasma process at 0.1 Torr for exposure times from 1 to 30 min. 30 As the N 2 /He plasma exposure time was increased, ͑i͒ the N KLL Auger peak at ϳ379 eV increased and ͑ii͒ the Si LVV feature ͑Si-O, at ϳ76 eV͒ and O KLL feature at ϳ510 eV decreased. This demonstrates that a longer N 2 /He plasma exposure time resulted in increased top surface nitrogen incorporation. Based on these AES spectra, we can estimate the atomic concentration of nitrogen ͓N͔ using the following equation:
where I N , I Si and I O are AES intensities 31 of N, Si, and O, respectively and S N , S Si , and S O are relative sensitivity factors for N, Si, and O, 32 respectively. ͓N͔ϭ20.4͕1Ϫexp͑ Ϫ0.14t N ͖͒ ͑ at. % ͒,
͑2͒
where 20.4 is the concentration ͑at. %͒ at long exposure times, and 0.14 is proportional to the reaction rate (min Ϫ1 ). The saturation value of 20.4 at. % is consistent with the nitrogen being incorporated into a Si 3 N 4 layer that is of the order of 2 molecular layers thick, ϳ0.8 nm, or alternatively, has a nitrogen areal density of ϳ4 -5ϫ10 15 atoms cm Ϫ2 . The nitrogen confinement on the top surface of the oxide was confirmed using SIMS. Figure 16 displays the SIMS depth profiles for N and O species for the 10 min top surface nitridation of a 3.0-nm-thick RPECVD oxide film. The profile indicates that the nitrogen was confined near the top surface region, and did not penetrate to the Si-SiO 2 interface. This confinement was confirmed by fabricating an n-channel metal-oxide-semiconductor ͑NMOS͒ capacitor with an n ϩ poly-Si gate electrode. A previously published study of top surface nitridation by remote plasma processing used ARXPS to demonstrate confinement of nitrogen to the top surface of the dielectric film. 30 Figure 17 shows high-frequency ͑1 MHz͒ C -V measurements on ͑i͒ a device with a control oxide and not subjected to top surface nitridation, and ͑ii͒-͑v͒ devices in which the control oxide was subjected to top surface plasma-assisted nitridation for periods of 2-20 min. The initial oxide thickness before nitridation was approximately 3.3 nm. As shown in Fig. 17 , top oxide surface nitridation did not change the flatband voltage. This is consistent with nitrogen being incorporated only at the top surface of the oxide film and not penetrating through to the Si-SiO 2 interface. However, as the N 2 /He nitridation time was increased, the capacitance in the accumulation region was increased. This means that the equivalent oxide thickness decreased as the N 2 /He plasma exposure time increased. Since the dielectric constant of Si 3 N 4 is about two times that of SiO 2 , this decrease in equivalent oxide thickness reduction is attributed to the top surface of the oxide layer being converted in a Si 3 N 4 layer.
The as-deposited oxide physical thickness is 3.3 nm and the equivalent oxide thickness is 3.3 nm as well. If 0.4 nm of the oxide is converted to the ϳ0.4 nm Si 3 N 4 layer, the total equivalent oxide thickness would be reduced ϳ3.1 nm. Similarly, if the 0.8 nm oxide layer is converted to 0.8 nm of Si 3 N 4 , the total equivalent oxide thickness would be ϳ2.9 nm. Note that the physical thickness is not significantly changed by the top surface nitridation process, which effects primarily the electrical thickness determined from the capacitance. These assumptions regarding the conversion of top surface oxide to nitride agree with the experimental C -V data, and are consistent with the SIMS data as well. Approximately one-molecular layer of Si 3 N 4 is formed on the oxide after the 10 min nitridation and two-molecular layers of Si 3 N 4 are formed on the oxide after the 20 min nitridation.
The heavily nitrided layer on the top surface of the oxide is an effective boron diffusion barrier for PMOS devices with boron-doped p ϩ poly-Si gate electrodes. Boron penetration to the Si-SiO 2 interface is easily detected by fabricating PMOS capacitors with boron-doped p ϩ poly-Si gate electrodes on n-type Si substrates and monitoring the flatband voltage shift via the C -V technique. 33 Boron diffusion from the p ϩ poly-Si gate electrode into the Si substrate results in a large positive flatband voltage shift, typically ϳ0.5 V. Figure 18 shows the flatband voltage for PMOS devices with ͑i͒ an oxide gate dielectric as a control sample and ͑ii͒-͑v͒ oxides subjected to [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] In this section, it is demonstrated that the combination of interfacial nitridation and top surface nitridation discussed in the previous two sections can be used to fabricate ''N -O -N'' dielectrics for PMOS devices with p ϩ poly-Si gate electrodes. Processing for the ''N -O -N'' structure is illustrated in Fig. 2 . The times were zero ͑control sample͒ and 90 s for the interfacial nitridation process, and 20 min for the top surface nitridation. The nitrogen concentration at the Si-SiO 2 interface and on the top surface of the oxide were ϳ7-8ϫ10 14 and ϳ4 -5ϫ10 15 cm Ϫ2 , respectively, and corresponding to approximately 1 monolayer of nitrogen at the Si-SiO 2 interface, and two-molecular layers of Si 3 N 4 at the top surface of the oxide.
SIMS depth profiling was used to characterize the nitrogen distribution in the thin oxide films. The control sample has an ''O -N'' structure with nitrogen incorporated only at the top surface via a 10 min N 2 /He plasma nitridation. The other sample has a ''N -O -N'' structure, which is described in Fig. 2 . The total thickness of each sample for SIMS was ϳ3.0 nm. Figure 19 shows the SIMS nitrogen profiles obtained by detection of CsN ϩ ions. The sample with the ''N -O -N'' structure displays two separated and distinct peaks; one is at the Si-SiO 2 interface and the other is at the top surface of the oxide, whereas the sample with the ''O -N'' structure displays only the top surface nitrogen peak. As in the other SIMS profiles, the widths of the nitrogen features are an artifact of the SIMS analysis technique.
These interfacial and top oxide surface nitridation processes have been combined for the fabrication of PMOS capacitors with boron-doped p ϩ poly-Si gate electrodes. The equivalent oxide thickness for each device was ϳ2.5 nm. The dielectric film thickness was determined by the highfrequency C -V method. We used two samples; ͑i͒ one in which only top oxide surface nitridation was used to form the ''O -N'' dielectric and ͑ii͒ a second in which interfacial and top surface nitridation were combined to form the
The In Sec. III A, we demonstrated a reduction in tunneling current with interfacial nitridation. This same effect is shown in Fig. 20, i .e., due to the interfacial nitrogen, the tunneling current in the device with the ''N -O -N'' dielectric is reduced compared with the current in the sample without the interfacial nitrogen in the device with the ''O -N'' dielectric. The magnitude of the tunneling current reduction in Fig.  20 is about the same as the reductions associated with interface nitridation for p-type substrates and n ϩ poly-Si gate electrodes, as shown in Fig. 10 . This experiment demonstrates that top surface nitridation suppresses boron diffusion at the top surface of the oxide, and interfacial nitrogen reduces the tunnel current, and that there is no interference between these two nitridation processes.
IV. CONCLUSIONS
We have demonstrated that the ''N -O -N'' structure for ultrathin gate dielectrics has ͑i͒ approximately 1 ML of nitrogen atoms at the Si-SiO 2 interface and ͑ii͒ approximately two molecular layers of silicon nitride at the top surface of the oxide. It is difficult to relate the interfacial nitridation in monolayers, or nitrogen atoms cm Ϫ2 to a percentage since this requires additional quantification of previously published SIMS data, as for example, in Refs. 9-11. We have fabricated this ''N -O -N'' structure using a combination of low thermal budget remote plasma and RTA processing, specifically, by employing the interfacial and top surface nitridation processes described above. For the interface formation, we used the two-step interface formation process discussed in Sec. III A, and for the top nitridation, we used the process discussed in Sec. III B. We observed two separate nitrogen peaks at the Si-SiO 2 interface and top surface using SIMS analysis. The ''N -O -N'' structure was incorporated into PMOS devices with p ϩ poly-Si gate electrodes that demonstrated: ͑i͒ effective suppression of boron diffusion from the degenerately doped p ϩ poly-Si gate electrode and ͑ii͒ an order of magnitude reduction of the direct tunneling current. This ''N -O -N'' structured gate dielectric satisfies many of the electrical properties required for aggressively scaled MOSFET devices.
Finally, the quality of electrical quality of the monolayer nitrided interfaces is consistent with the extension of constraint theory to Si-dielectric interfaces, as developed in Ref. 35 . The results of Ref. 35 indicate that an average number of bonds/atom in the interfacial region between crystalline Si and the noncrystalline dielectric must be less than about 3, an empirical demarcation level between device quality on the low side of 3, as for Si-SiO 2 (ϳ2.8), and increasing defective interfaces on the high side, as for Si-Si 3 N 4 (ϳ3.5). In contrast, the average number of bonds/atom at a monolayer nitrided interface of the type described in this article is essentially the same as at a Si-SiO 2 interface, ϳ2.8, so that device-quality interfaces are anticipated and indeed observed for monolayer-level interface nitridation.
